Bookmark /  Discuss  /  Edit  this page or submit new.
x pins UNKNOWN connector layout
x pins UNKNOWN connector
Pin Name Direction Description
1 TCK Test Clock
2 GND Ground
3 TDI Test Data Input
4 GND Ground
5 TDO Test Data Output
6 VCC Power Supply
7 TMS Test Mode Select
8 TRS Test Reset
 
Is this document correct or incorrect?.
There are 2 reports in our database: 2 positive and 0 negative.
Pinouts.ru > Various Electronic Devices > Pinout of JTAG Header for FPGA/CPLD Applications (Comcom Electronics Standard) and layout of connector
This page contain parts under Copyright © 2000-2011 by pinouts.ru team.
No portion of this webpage may be reproduced in any form without providing visible HTML link to Pinouts.ru . Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.