Hardware pinouts information and cables schemes

Dataproducts M/50 Parallel pinout

parallel interface

bookmark this page
50 pin M/50 male connector layout
50 pin M/50 male connector

Pin Return Dir Description Active State
CCEE<--ReadyHigh
YAA<--On LineHigh
EC<--DemandHigh
jm-->Data StrobeHigh
BD-->Data 1n/a
FJ-->Data 2n/a
LN-->Data 3n/a
RT-->Data 4n/a
VX-->Data 5n/a
Zb-->Data 6n/a
nk-->Data 7n/a
uw-->Data 8n/a
zBB-->Parityn/a
df<--Ident 0n/a
ac<--Ident 1n/a
vx-->Interface VerifyLow
HHK-->+5 VDC (Test)High
rt<--Parity ErrorHigh
MP<--Bottom of FormHigh
SU<--Top of FormHigh
ps-->Paper InstructionHigh
AH-->Buffer ClearHigh
WY<--Paper MovingHigh
FFDD<--Paper MovingHigh
eh<--Not VFUHigh
Note: Direction is Host (Computer) relative Peripheral (Printer).
Note: Return is Ground signal for Unbalanced and the Negative Signal for Balanced.

This information should be correct, but may be not. Please, help us to improve this document!
Is this document CORRECT or INCORRECT? Your opinion will be used to establish document status (showed at the bottom).

Want to add or correct something here? Edit this page!
50 pin M/50 female connector layout
50 pin M/50 female connector
Pinouts.ru > Parallel interfaces pinouts listing > Pinout of Dataproducts M/50 Parallel and layout of 50 pin M/50 male connector and 50 pin M/50 female connector
Is it correct?:
unknown
Source(s) of this and additional information: Hardware Book
 no reports
Last updated 2008-06-28 21:56:54. Edit this page. Is this document correct or incorrect? What is your opinion?
[Discuss at the forum] [Back to index] [SUBMIT new pinout]
This page contain parts under Copyright © 2000-2008 by pinouts.ru team.
No any portion of this webpage may be reproduced in any form without visible direct link to this page provided. Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.
12742 hits since March 4, 2005