Bookmark /  Обсудить  /  Редактировать  this page or добавить новую.
68 pin male схематический вид разъема
68 pin male разъем
at the controller
68 pin female схематический вид разъема
68 pin female разъем
at the peripherals
This specification makes it possible to share ATA & PC Card with the same connectors.
Pin Namel Host Dir Dev PC-Card equiv
1Groundx-->xGround
2DD3x<->xD3
3DD4x<->xD4
4DD5x<->xD5
5DD6x<->xD6
6DD7x<->xD7
7/CS0x-->x/CE1
8  -->iA10
9/SELATAx-->x/OE
10     
11/CS1x-->x 1)A9
12  -->iA8
13     
14     
15  -->i/WE
16INTRQx<--x/READY:IREQ
17VCCx-->xVCC
18     
19     
20     
21     
22  -->iA7
23  -->iA6
24  -->iA5
25  -->iA4
26  -->iA3
27DA2x-->xA2
28DA1x-->xA1
29DA0x-->xA0
30DD0x<->xD0
31DD1x<->xD1
32DD2x<->xD2
33/IOCS16x<--x/WP:IOIS16
34Groundx-->xGround
35Groundx-->xGround
36/CD1x<--x/CD1
37DD11x<->xD11
38DD12x<->xD12
39DD13x<->xD13
40DD14x<->xD14
41DD15x<->xD15
42/CS1x-->x 1)/CE2
43  <--i/VS1
44/DIORx-->x/IORD
45/DIOWx-->x/IOWR
46     
47     
48     
49     
50     
51VCCx-->xVCC
52     
53     
54     
55M/S-x-->x 2) 
56CSELx-->x 2) 
57  <--i/VS2
58/RESETx-->xRESET
59IORDYo<--x 3)/WAIT
60DMARQo<--x 3)/INPACK
61/DMACKo-->o/REG
62/DASPx<->x/BVD2:SPKR
63/PDIAGx<->x/BVD1:STSCHG
64DD8x<->xD8
65DD9x<->xD9
66DD10x<->xD10
67/CD2x<--x/CD2
68Groundx-->xGround
x = Required.
i = Ignored by host in ATA mode.
o = Optional.
nothing = Not connected.
1) Device shall support only one /CS1 signal pin.
2) Device shall support either /M/S or CSEL but not both.
3)
Этот документ правильный или с ошибками?.
There are 0 reports in our database: 0 positive and 0 negative.
Pinouts.ru > Распиновки слотов расширения на материнской плате > Распиновка PC Card ATA bus использующего разъем 68 pin male и разъем 68 pin female
This page contain parts under Copyright © 2000-2011 by pinouts.ru team.
No portion of this webpage may be reproduced in any form without providing visible HTML link to Pinouts.ru . Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.